Results for ""
Found 150 results
![[Summary] A Memristor-based In-Memory Computing SoC with Efficient Depthwise Convolution](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_sEVmfv3K.20260806085519833.jpg)
[Summary] A Memristor-based In-Memory Computing SoC with Efficient Depthwise Convolution
![[Insights] Evolving Role of Emerging Memories in Next-Generation Computing](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_NgJoNLYn.20260806080458980.jpg)
[Insights] Evolving Role of Emerging Memories in Next-Generation Computing
![[Summary] Electrical Characteristics of the 4F2 Vertical Gate (VG) DRAM integrated with Bit-Line Shielding (BLS) and Back Gate (BG) Transistor](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_DOUurl5m.20260806080624234.png)
[Summary] Electrical Characteristics of the 4F2 Vertical Gate (VG) DRAM integrated with Bit-Line Shielding (BLS) and Back Gate (BG) Transistor
![[White Paper] Enabling inference at massive scale with hybrid storage for KV cache offloading](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260701/thumb_t3l2usp3.20260701105145200.jpg)
[White Paper] Enabling inference at massive scale with hybrid storage for KV cache offloading
![[Preview] VLSI 2026 in Hawaii](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260609/thumb_IRIgUw3K.20260609171017273.png)
[Preview] VLSI 2026 in Hawaii
![[Insights] Challenges and Approaches of HARC Patterning for AI Memory Devices](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260602/thumb_kP7BB7hn.20260602175003403.png)
[Insights] Challenges and Approaches of HARC Patterning for AI Memory Devices
![[Insights] TCAD 3.0: Revolutionizing Memory Semiconductor Development through AI-Augmented Simulation](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260415/thumb_rQcg9Sqh.20260415095839660.png)
[Insights] TCAD 3.0: Revolutionizing Memory Semiconductor Development through AI-Augmented Simulation
![[Summary] H3: Hybrid Architecture Using High Bandwidth Memory and High Bandwidth Flash for Cost-Efficient LLM Inference](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260324/thumb_Yzku67ds.20260324142110585.jpg)
[Summary] H3: Hybrid Architecture Using High Bandwidth Memory and High Bandwidth Flash for Cost-Efficient LLM Inference
![[Summary] MoSKA: Mixture of Shared KV Attention for Efficient Long-Sequence LLM Inference](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260324/thumb_wxj3sRn5.20260324141825249.jpg)
[Summary] MoSKA: Mixture of Shared KV Attention for Efficient Long-Sequence LLM Inference