[Invited Insights] Demonstration of thin film process for chalcogenide-based selector-only-memory technology
The European Phase-Change and Ovonic Symposium (EPCOS) took place in Leipzig, Germany in September 2024. Historically, EPCOS has served as a premier forum for academia and industry to share cutting-edge scientific and technological advancements in phase-change and Ovonic materials, particularly for applications in data storage, memory devices, and emerging fields. This year’s three-day event featured 10 single sessions, with 15 invited talks and 24 contributed presentations from both academic and industry experts.
The first and second sessions focused on “OTS-SOM” (Ovonic Threshold Switch - Selector-Only Memory), drawing significant attention from attendees. The Ovonic Threshold Switch (OTS), commonly used as a selector device for phase-change memory (PCM), has long been studied. However, researchers from IMEC reported a polarity-dependent shift in threshold voltage (Vth), which presents a great challenge and opportunity as a new memory, selector-only memory (SOM); This memory effect, originating from the SOM device, could significantly reduce the complexity of integrating PCM with OTS and potentially increase the operation speed to below 50 ns. Additionally, by incorporating a vertical X-Point architecture, the simplified SOM device could greatly enhance memory density.
We presented the development of an atomic layer deposition (ALD) process for GeSe-based chalcogenide thin films. The ALD process offers significant advantages, particularly its ability to grow conformal thin films with precise thickness control. Advancements in ALD techniques for Se-based thin films also support the development of SOM devices, enabling high-density integration through the memory-selector duality within a 3D structure. This work was result of the 2-year research project supported by SK hynix Inc.
In this work, thermal ALD process of GeSe thin film at high temperature showed a growth rate of 0.11, 0.11, and 0.02 nm/cycle at 190, 220, and 250 ℃, respectively. X-ray fluorescence analysis also showed the linear growth of the layer density as the number of cycle increased. In the case of the 220℃ process (Figure 1a), a linear increase in layer density according to the cycle and a composition close to Ge:Se=0.6:0.4 were confirmed. The cross-sectional scanning electron microscopic image of the film deposited for 200 cycles at 220℃ (Figure 1b) shows the uniform thin film. As shown in Fig. 1c, ALD process of GeSe can grow the conformal thin film on a trench patterned wafer with an aspect ratio of 32:1. This result indicates a step coverage of about 90%. Fig. 1d shows the current-voltage curve of W/GeSe/W device, where threshold switching was observed above 5V of operation voltage. We also presented the possibility of ternary GeSeIn film by adopting the GeSe buffer layer and super-cycle of GeSe and InSe ALD, respectively. We believe that this work paves the way of development of vertical SOM architecture of dual functional devices with high-quality GeSe-based chalcogenide thin films.

Figure. 1 a) Layer density and composition of GeSe thin film as a function of ALD-cycles grown at 220℃, b) cross-sectional SEM image of GeSe thin film grown at 220℃, c) cross-sectional SEM images of GeSe thin film grown on trench pattern, d) I-V curve of W/GeSe/W device.
This study included the participation of researcher from SK hynix inc., that remains committed to collaborating with academic institutions in the pursuit of groundbreaking future memory semiconductor research.

![[Summary] A Memristor-based In-Memory Computing SoC with Efficient Depthwise Convolution](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_sEVmfv3K.20260806085519833.jpg)
![[Insights] Evolving Role of Emerging Memories in Next-Generation Computing](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_NgJoNLYn.20260806080458980.jpg)
![[Summary] Electrical Characteristics of the 4F2 Vertical Gate (VG) DRAM integrated with Bit-Line Shielding (BLS) and Back Gate (BG) Transistor](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_DOUurl5m.20260806080624234.png)