[Summary] Realistic Noise-aware Training as a Component of the Holistic ACiM Development Platform
Analog Computation-in-Memory (A-CiM) can accelerate the large-scale neural network (NN) AI model by eliminating von-Neumann bottleneck by processing calculation inside a memory. Additionally, the Resistive Synaptic Cell (RSC) is a promising memory device for a primitive element of ACiM due to its low operational power. Meanwhile, the analog nature of the calculation hinders the performance of ACiM due to non-ideal factors, such as the failure of the RSC device. In this study, a new tuning method will be introduced that integrates realistic device variation of RSC into the training process to endow a NN with robustness to the variation, ensuring high inference accuracy.

Fig. 1. Comparison between conventional training and conventional Noise-aware training in terms of available conductance states and probability.
Fig. 1 summarizes the difference between conventional training and Noise-aware training (NAT) in terms of the RSC conductance. In conventional training, it is assumed that the conductance value is expressed as a real number with 100% probability. On the other hand, NAT expresses conductance value as the sum of random noise and the quantized conductances, which can be correlated with the conductance of real RSC device. The noise has been assumed to follow a Gaussian distribution in previous studies. In this study, we utilized realistic device variation of real RSC device with NAT to enhance the inference accuracy of NN

Fig. 2. (a) Schematic of RSC array with core and peripheral circuits, including the enlarged TEM image of the array. (b) Cumulative probability distribution of normalized RSC conductances in the array with 16 distinct target conductances and non-ideal factor combinations.
Three RSC device arrays (Fig. 2a) were fabricated and measured under three combinations of non-ideal factors: Unoptimized array (S1), array with only optimized electrical methods (S2), and array with optimized cell and electrical methods (S3). Each RSC in the array was categorized into 16 target conductances, and written using closed-loop pulses and validation methods, followed by readout of actual conductances. Fig. 2b shows the cumulative probability distribution of 16 RSC conductances in the array.

Fig. 3. (a) Three different training methods differ in terms of precisions and noise type. R-NAT is the method used in this study. (b) Inference accuracies with different training methods (c) Inference accuracies with different RSC conductacnes in Fig. 2b representing the different non-ideal factor combinations.
Fig. 3a compares three different training methods: Post-Train Quantization, conventional NAT (c-NAT), and the proposed Realistic-NAT (R-NAT). The R-NAT reflects real device variation which is hard to be modeled by a Gaussian distribution (c-NAT). Inference accuracy from VGG9 NN with CIFAR10 images were evaluated with different training methods and non-ideal factor combinations whose results are depicted as Fig. 3b and Fig. 3c, respectively. The results show that reflecting real device variation is essential to maximize the performance of ACiM, and conventional device optimization is also important to maximizing the accuracy.
In summary, we developed the R-NAT which seamlessly integrates realistic device variation into NAT. The inference accuracy results suggest that realistic device variation is important for maximizing accuracy, which usually realized by large number of devices. It is also important that holistic methodology is still important in terms of maximizing performance of ACiM. The further inference accuracy gap is also reducible by optimizing the CMOS platform and circuit architecture, which will be our future work.
The Publication : Link

![[Summary] A Memristor-based In-Memory Computing SoC with Efficient Depthwise Convolution](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_sEVmfv3K.20260806085519833.jpg)
![[Insights] Evolving Role of Emerging Memories in Next-Generation Computing](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_NgJoNLYn.20260806080458980.jpg)
![[Summary] Electrical Characteristics of the 4F2 Vertical Gate (VG) DRAM integrated with Bit-Line Shielding (BLS) and Back Gate (BG) Transistor](https://mis-prod-koce-research-user-cdn-01-blob-ep.azureedge.net/web/blog/20260806/thumb_DOUurl5m.20260806080624234.png)